General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.



IBM NUMBER 65-201-0007 H



AN ENGINEERING REPORT



(NASA-CR-144017) A FIELD-EFFECT TRANSISTOR (FET) MODEL FOR ASAP (International Business Machines Corp.) 29 p HC \$3.75 CSCL 09A

N76-10377

Unclas G3/33 03969

1

RECORDS RETENTION COPY BOX # 851-A

A FIELD-EFFECT TRANSISTOR (FET) MODEL

FOR ASAP

NOV 1975

RECEIVED
INPUT BRANCH

SPACE GUIDANCE CENTER
HUNTSVILLE ENGINEERING OPERATION

HUNTSVILLE
ALABAMA
150 SPARKMAN DR.
P. O. BOX 1250

File .____

No. of Pages 26

IBM HUNTSVILLE LIBRARY

Space Guidance Center
Huntsville Engineering Operation
Huntsville, Alabama
150 Sparkman Drive
P. O. Box 1250

A FIELD-EFFECT TRANSISTOR (FET) MODEL FOR ASAP

Written by: L. Ming

Approved by: WIEL Lim. Ciertuit

L. M. Overhultz

TABLE OF CONTENTS

LIST OF DEFINITIONS	i
LIST OF ILLUSTRATIONS	111
INTRODUCTION	1
THE FET MODEL	2
THE APPLICATION OF THE FET MODEL IN ASAP	7
RESULTS AND DISCUSSION	16
AN IMPROVED FET MODEL	23
CONCLUSION	26

LIST OF DEFINITIONS

- A. Field-Effect Transistor (FET)
 - D, drain terminal
 - G, gate terminal
 - S, source terminal

Vds, drain-source voltage

Vgs, gate-source voltage

 V_p , pinch-off voltage, the gate-source voltage which reduces the drain current to the reverse saturation current of the gate-channel diode.

Id, drain current

Idss, saturation drain current with zero gate-source bias voltage at any drain-source voltage in the pinch-off region below breakdown.

 $I_{
m d(on)}$, $I_{
m dss}$ when measured at a specified drain voltage in the pinch-off region

B. Hypothetical Transistor in FET Model I_b , base current

LIST OF DEFINITIONS

Ic, collector current

Ie, emitter current

Vbe, base-emitter voltage

 β , current gain = $\frac{I_c}{I_b}$

LIST OF ILLUSTRATIONS

Figure	Title	Page
1	Schematic of a FET Model	2
2	Characteristics of (a) Field-Effect Transistor,	
	(b) PNP Transistor, (c) Transistor with	
	Feedback Resistor	4
3	Currents and Voltages in the FET Model	7
4	I_c vs. V_{be} Curve for Hypothetical Transistor	11
5	Schematic of FET Model Circuit for ASAP	
	Test	12
6	Topological Input Data to ASAP	13
7	Typical ASAP Output Data	14
8	Comparison of FET and FET Model Drain	
	Characteristics	17
9	Bias Design Curves for 2N2497	20
10	Effects of Change in Id(on) on the FET	
	Characteristics for 2N2497	21
11	Temperature Effects on Id(on) for 2N2497	22
12	Schematic of an Improved FET Model for	
	ASAP	25

I. INTRODUCTION


IBM has been applying ASAP (Automated Statistical Analysis Program) in the analysis of electrical circuits. Recently the field-effect-transistor (FET) has been appearing in many of these circuits. Since ASAP accepts circuits containing only resistors voltage and current sources. As des, and conventional transistors, a FET model consisting of the components has to be derived to be able to use ASAP on circuits containing the FET.

This report describes the derivation of the circuitry of a FET Model, the procedure for adapting the Model to ASAP and the results of applying ASAP on this Model.

This work was done under NASA Contract Number 8-14000 for Marshall Space Flight Center.

II. THE FET MODEL

A FET Model was derived ∞ nsisting of a resistor, a current generator and a hypothetical transistor. The schematic of the model is shown in Figure 1.



P - Channel FET


FET Model

Figure 1. Schematic of a FET Model

In the Model Rb is a resistance in the order of megohms which simulates the high gate input impedance of the FET.

To simulate the FET electrical behavior, a constant current source is required to provide a source of transistor base saturation current independent of the base-collector voltage. The constant current source was derived through consideration of the characteristics of the transistor without any other elements and then with a feedback resistor. The transistor characteristics corresponding to the FET characteristics would be the collector current versus collector-emitter voltage curves for constant base currents where the collector current, collector-emitter voltage and base current of the transistor correspond respectively to the drain current, drainsource voltage and gate current or voltage of the FET. The characteristics of a PNP transistor operating in the common collector mode and of the FETareshown in Figure 2.

From Figure 2 it can be seen that for low base currents the transistor is almost turned off while the opposite condition must exist to give FET action. Thus a path for the base saturation current must be provided to allow the transistor to be saturated at low base currents. A resistor inserted between the base and collector terminals would provide such a path.



It was found that the transistor with the feedback resistor did not give the FET action. The characteristics of the transistor with feedback resistor are shown in Figure 2. This transistor circuit did not simulate the FET behavior because even though the resistor provided the base current path, the base current was now a function of the base-collector voltage. Thus, another condition had to be imposed. The condition was that the source of transistor base saturation current be independent of the base-collector voltage. The constant current source meets the description of the required element.

The above conditions may be described mathematically by the following expressions. From Figure 2 for the transistor with feedback resistor,

$$I = I_{c} + I_{b} + I_{g}$$

$$I_{c} = f(I_{b})$$

$$I_{b} = g(V_{bc})$$

$$I = F(V_{bc}) + I \text{ where } F(V_{bc}) = f\left[g(V_{bc})\right]$$

$$g(V_{bc}) N_{g}$$

It may be noted that I_g accounts for the gate leakage current.

It is the last equation in (1) which controls the behavior of the characteristics of the transistor with feedback resistor and which must be modified to generate the FET characteristics.

To realize the FET behavior, the following condition must be satisfied.

g (Vbc) 《 Ig

Physically, the mathematical expressions define a requirement for a base current which is independent of the base collector voltage. And it is precisely the constant current source which enables this condition to be satisfied.

A PNP transistor is used for the Model to be consistent with the voltages applied to the FET terminals.

The validity of the Model was verified experimentally in the laboratory to the extent that the characteristics of the Model behaved in a similar manner to that of the FET.

III. THE APPLICATION OF THE MODEL IN ASAP

For application of the model in ASAP, the characteristic I_C vs. V_{be} and a β must be defined for a hypothetical transistor.

For the determination of these two parameters, the circuit equations must be solved for the model.

Let the voltages and currents be defined as shown in Figure 3.




Figure 3. Currents and Voltages in the FET Model

Then
$$I_{d} = I + I_{c} = I_{g} + (\beta + 1) I_{b}$$

$$I = I_{g} + I_{b} = constant$$

$$I_{g} = \frac{V_{gs} + V_{be}}{R_{b}}$$

$$I_{b} = (1 - \alpha) I_{e}$$

$$I_{c} = \alpha I_{e}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$

A value for R_b is assumed. From the FET data a value I for the current source is calculated. A value for V_{be} is assumed from which $\boldsymbol{\beta}$ is calculated. Finally, from the FET data the I_c vs V_{be} curve is generated.

In application on a typical FET, the detailed steps will now be described to obtain the necessary information to use a 2N2497 P-channel FET.

The value I for the current source may be determined by considering the FET when it is pinched-off, and $V_{be} = O$, $I_b = 0$. Then, the only current flowing in the circuit is the gate leakage current or I_g . The pinch-off voltage, V_p , for the nominal static

characteristic of the 2N2497 data is

$$V_p = V_{gs \text{ (pinch-off)}} = 2.07 \text{ volts}$$

Therefore,
$$I = I_g = \frac{V_{gs} + V_{be}}{R_b} = \frac{2.07}{10^7} = .207 \,\mu\text{m}$$

having assumed a value $R_b = 10$ Megohms.

Calculations will be made using data along a constant drain-source voltage line of the FET characteristics at V_{ds} = 2 volts. From the data

$$\begin{bmatrix} I_d = 1.65 \text{ ma} \\ V_{gs} = 0 \end{bmatrix}$$

A value for V_{be} is now assumed. Since V_{ds} corresponds to V_{ce} of the transistor, V_{be} cannot exceed V_{ds} , or V_{be} \langle V_{ds} . Therefore, let

$$V_{bc} = 1.90$$
 $I_g = \frac{V_{gs} + V_{be}}{R_b} = \frac{1.90}{10^7} = .190 \mu a$
 $I_b = I - I_g = .017 \mu a$
 $\beta = \frac{I_d - I_g}{I_b}$

then,
$$\beta = \frac{1.65 \times 10^{-3} - 2.07 \times 10^{-7}}{1.7 \times 10^{-7}} -1 \approx 10^{5}$$

From the data
$$I_d = 1.30$$

$$V_{gs} = .2$$

Thus,
$$I_b = \frac{I_d - I_g}{\beta + 1} \approx \frac{I_d}{\beta} = \frac{1.30 \times 10^{-3}}{10^5} = .013 \,\mu a$$

for $I_d \gg I_g$ and $\beta \gg 1$.

Then,
$$I_g = I - I_0 = .207 - .013 = .194 \mu a$$

and
$$V_{be} = I_g R_b - V_{gs} = 1.94 - .2 = 1.74$$

The process is continued until a sufficient number of points have been obtained to define the I_c vs V_{be} curve ($I_c = \beta I_b$). The transistor curve generated is shown in Figure 4.

The Model is now ready to be applied in ASAP. The circuit used to test the Model in ASAP is shown in Figure 5. To apply the circuit, a topological description of the circuit is required in the input data to ASAP.

KOE SKSTOTHE INCH 359-2




Figure 5. Schematic of FET Model Circuit for ASAP Test

```
Punch, Debug, Recurse 8,1 Case
INPUTS
VCC=-20 TØL 0
RB, VINC TØ VB=1E4 TØL O
RL, VCC TØ VD=2 TØL 0
IA, VB TØ VCC=2.07E-4 TØL 0
TF, PNP, VB, VD, GND, CURVE1, BETA1=1E5 TØL 0
DF, VD TØ VB, CURVE2
VINC=1E-20TØL 0
INCREMENTS-2
ØUTPUTS
VGS=VINC
VD
IRL=(-VCC+VD)/RL
VB
ITF=QI(1)
IDF=QI(2)
IGS=(VINC-VB)/RB
ITEST=IDF+ITF+IA
CURVE1 -1, -11E20, -1E20, 0, 0, 0, 1E-1, .66, .66, .2E-1, .85, .85,
3E-1,1.04,1.04,5E-1,1.22,1.22,8E-1,1.39,1.39,10E-1,1.57,
1.57,13E-1,1.74,1.74,17E-1,1.90,1.90
CURVE2 -.25E-5,-20,-20,-.15E-5,-5,-5,-.12E-5,-4,-4,-.05E-5,
-3,-3,0,0,0,1E-6,.36,2E-6,.55,.55,3E-6,.74,.74,5E-6,.92,
.92,8E-6,1.09,1.09
END
```

Tigure 6 demonstrates the format of the topological input data which must be supplied to ASAP for the circuit in Figure 5.

The data in Figure 6 indicates that the output is obtained for variations in supply voltage at a constant gate-source voltage. The same data with exception to the gate voltage is then used to obtain the output for variations in supply voltage at a different gate voltage. This process is continued to obtain the output for variations of gate and supply voltages for the purpose of obtaining the Id vs Vds characteristics.

Nominal Value of performance parameter $V_{gs} = 1.000000E-20$ Nominal Value of performance parameter $V_{d} = 2.642582E$ 00 Nominal Value of performance parameter $I_{rl} = 1.678709E$ 00 Nominal Value of performance parameter $V_{b} = -1.891408E$ 00 Nominal Value of performance parameter $I_{tf} = 1.678520E$ 00 Nominal Value of performance parameter $I_{df} = 1.074178E-06$ Nominal Value of performance parameter $I_{gs} = 1.891408E-04$ Nominal Value of performance parameter $I_{test} = 1.678728E$ 00

Figure 7. Typical ASAP Output Data


Figure 7 contains the ASAP output data for the FET Model for particular values of gate and supply voltages. Similar ASAP output data for the Model were obtained for other values of gate and supply voltages. From the output data, the I_d vs. V_{ds} or Drain characteristics of the Model were constructed.

IV. RESULTS AND DISCUSSION

The first set of Drain characteristics obtained for the Model displayed extremely flat, non-sloping characteristics in the pinch-off region. This type of behavior is indicative of an extremely high output impedance. Thus, to adjust the Model characteristics for a better simulation of the FET characteristics, the high output impedance was effectively reduced through adjustment of the reverse characteristics of the base-collector diode, DF, of the Model. The Drain characteristics of the Model with this adjustment included are compared to those of the FET in Figure 8.

It may be noted that the characteristics of the Model behave in the same way as those of the FET as a function of the gate voltage. While all the Drain characteristics do not follow exactly along the constant gate voltage lines, the maximum error in drain current is 0.05 ma for any drain voltage.

Most of the remaining error exists in that the slope of the characteristics in the pinch-off region does not change as a function of the gate voltage. This change in slope is indicative of a varying input impedance. Thus, this error may be compensated



for by making the input resistance R_b variable and describing the resistance with a curve in the ASAP input data.

Therefore, dependent upon the accuracy required the latter corrective measure may or may not be adopted.

Normally the FET characteristics for a particular unit vary with temperature changes. In addition FET characteristics vary from device to device as a result of manufacturing tolerances.

In ASAP these variations would be accounted for by specifying tolerances about a mean characteristics. No tolerances were specified in the Model for test purposes.


The variation inthe characteristics is the result of the change in I_{dss} the saturation drain current with zero gate-source bias voltage at any drain-source voltage in the pinch-off region below breakdown. I_{dss} when measured at a specified drain voltage in the pinch-off region, I_{dss} is approximately I_d (on).


For the 2N2497, $I_{d(on)}$ is measured at a drain source voltage of 10 volts. The manufacturer's tolerances on $I_{d(on)}$ are $I_{d(on)}$ = 1 \longrightarrow 3 ma. With these values the effect of $I_{d(on)}$ on other curves of constant gate voltage are determined from the Bias Design Curves

of Figure 9. Figure 10 shows the effects of the tolerances on $I_{d(on)}$ on the FET characteristics.

Temperature effects on the FET characteristics take place through $I_{d(on)}$ by the dependence of $I_{d(on)}$ on temperature. This dependence is shown in Figure 11.

CE STOTHE INCH 359-2





V. AN IMPROVED FET MODEL

The performance characteristics of a FET change and the changes are exhibited in the Drain characteristics. In Section IV. it was pointed out that temperature had certain effects on the Drain characteristics. More specifically the changes effected by temperature are a manifestation of the variation of the gate input impedance and gain of the FET with the temperature.

The gate input impedance varies also with the applied gate voltage and the gain with the drain current. In Section IV these FET parameters were related to the corresponding parameters $(R_b \text{ and } \beta)$ in the Model. Also, suggestions were made for considering the variation of R_b and β with temperature and R_b with the applied gate voltage. In this section the suggestion is made for considering the variation of gain with the drain current.

To account for the latter consideration, it is required only that $\boldsymbol{\beta}$ for the transistor in the Model be described by a curve $\boldsymbol{\beta}$ vs Ic.

In the final analysis, it is obvious that the initial FET Model may be improved by including in the model all the factors which contribute to the performance characteristics of the FET. In addition,

an improved model would simplify elements where simplification is possible. Notably R_b may be replaced by a diode, and the current source may be described in the curve for the base-collector diode. The schematic of an Improved FET Model Circuit for ASAP is shown in Figure 12.




Figure 12. Schematic of An Improved FET Model for ASAP

VI. CONCLUSION

From the results of the application in ASAP of the FET model described in this report, the conclusion is that the Model (as shown in Figure 12) is a proper Model and that the Model may be made to behave in the same manner as the FET to any accuracy desired, even to the extent of exact duplication of the FET Drain Characteristics.

Although calculations were made for a specific FET (2N2497), the Model circuitry and procedures may be applicable to other FET types.